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can include a first trigger contact and second trigger contact 
comprising highly doped regions of either conductivity type, 
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first well and the second well, and the second trigger contact 
disposed at either well. 
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10. Tables 
TABLE IA 
Dimensions (µm) Connections 
Dev. Name Lx DI D2 D3 D4 D5 D6 D7 D8 D9 t N-Tub Anode Tl T2 Cathode Sub 
N-DSTT I 1.6 6.4 0.6 1.6 3.2 1.6 1.6 0.6 0.6 1.6 0 0 z 0 0 G G 
N-DSTT IA 1.6 6.4 0.6 1.6 3.2 1.6 1.6 0.6 0.6 1:6 0 z z 0 0 G G 
N-DSTT2 3.2 3.2 0.6 1.6 1.6 1.6 1.6 0.6 0.6 1.6 0 0 z 0 0 G G 
N-DSTT3 4.8 3.2 0.6 1.6 1.6 1.6 1.6 0.6 0.6 1.6 0 0 z 0 0 G G 
N-DSTT3B 4.8 3.2 0.6 1.6 1.6 1.6 1.6 0.6 0.6 1.6 0 0 z 0 T2 G G 
N-DSTT4 3.2 6.4 0.6 1.6 3.2 1.6 1.6 0.6 0.6 1.6 0 0 z 0 0 G G 
N-DSTT 5 4.8 4.8 0.6 1.6 3.2 1.6 1.6 0.6 0.6 1.6 0.6 0 z 0 0 G G 
TABLE lB 
Dimensions (µm) Connections 
Dev. Name Lx DI D2 D3 D4 D5 D6 D7 D8 D9 t N-Tub Anode Tl T2 Cathode Sub 
P-DSTT I 1.6 3.2 0.6 1.6 1.6 1.6 1.6 0.6 0.6 1.6 0 0 z 0 0 G G 
P-DSTT IA 1.6 3.2 0.6 1.6 1.6 1.6 1.6 0.6 0.6 1.6 0 z z 0 0 G G 
P-DSTT2 3.2 3.2 0.6 1.6 1.6 1.6 1.6 0.6 0.6 1.6 0 0 z 0 0 G G 
P-DSTT3B 3.2 3.2 0.6 1.6 1.6 1.6 1.6 0.6 0.6 1.6 0 0 z T2 0 G G 
P-DSTT4 1.6 6.4 0.6 1.6 3.2 1.6 1.6 0.6 0.6 1.6 0 0 z 0 0 G G 
P-DSTT5 4.8 3.2 0.6 1.6 1.6 1.6 3.2 0.6 0.6 1.6 0 0 z 0 0 G G 
P-DSTT·6B 4.8 6.4 0.6 1.6 3.2 1.6 1.6 0.6 0.6 1.6 0 0 z T2 0 G G 
TABLE2A 
Dimensions (µm) Connections 
Dev. Name L DI D2 D3 04 DS 06 D7 D8 09 t N-Tub Anode Tl Cathode Sub 
N-SSTT lB 6 3.2 0.6 1.6 1.6 1.6 1.6 0.6 0.6 1.6 0 0 z Tl G G 
N-SSTT I 6 3.2 0.6 1.6 1.6 1.6 1.6 0.6 0.6 1.6 0 0 z 0 G G 
N-SSTT IA 6 3.2 0.6 1.6 1.6 1.6 1.6 0.6 0.6 1.6 0 z z 0 G G 
N-SSTT2 6 6.4 0.6 1.6 3.2 1.6 1.6 0.6 0.6 1.6 0 0 z 0 G G 
TABLE2B 
Dimensions (µm) Connections 
Dev. Name L DI 02 03 04 D5 06 D7 D8 09 t N-Tub Anode Tl Cathode Sub 
P-SSTT I 0.6 3.2 0.6 1.6 1.6 1.6 1.6 0.6 0.6 1.6 0 0 z 0 G G 
P-SSTT2 0.6 4.8 0.6 1.6 3.2 1.6 1.6 0.6 0.6 1.6 0 0 z 0 G G 
P-SSTT3 3.6 3.2 0.6 1.6 1.6 1.6 1.6 0.6 0.6 1.6 0 0 z 0 G G 
P-SSTT4B 4.8 6.4 0.6 1.6 3.2 1.6 1.6 0.6 0.6 1.6 0 0 z T2 G G 
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TABLE3 
Dimensions General Action Direct Effects over 1-V Characteristics of the Device Increase Decrease VH VT Leakage R.in Ima• IT 
x i - - - J, -
L,Lx x J, i - - - -
Reduce below 2'>.. Abrupt increment of electric field causing damages at snapbacks 
t x i i i i J, i 
DI x i = = i Slightly J, i - -
D2 x 
- - - i J, i 
D3 x i - = i Slightly J, --
D4 x i i = = i i - -
D5 x i = i Slightly J, -- -
D6 x J, J, = J. Slightly J, J, -
D7 x i i = i J, --
D8 x = 
-
::::: i J, -- -
D9 x J, J, - - i J, 
=: Low dependency, i increase this parameter, J. decrease this parameter 
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ELECTROSTATIC DISCHARGE 
PROTECTION DEVICE FOR DIGITAL 
CIRCUITS AND FOR APPLICATIONS WITH 
INPUT/OUTPUT BIPOLAR VOLTAGE MUCH 
HIGHER THAN THE CORE CIRCUIT 
POWER SUPPLY 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
This application claims priority to U.S. Provisional Patent 
Application Ser. No. 60/643,692 filed on Jan. 12, 2005, the 
disclosure of which is incorporated by reference in their 
entirety. 
FIELD OF THE INVENTION 
The subject matter of this application relates to transis-
tors. More particularly, the subject matter of this application 
relates to on-chip Electrostatic Discharge (ESD) Protection 
in Complementary Metal Oxide Semiconductor (CMOS) 
Integrated Circuits (I Cs). 
BACKGROUND OF THE INVENTION 
Complementary Metal Oxide Semiconductor (CMOS) 
technology has for many years led the semiconductor indus-
try in the fabrication of reliable and low-cost Integrated 
Circuits (ICs). The remarkable development of this technol-
ogy is continuously evolving to fabricate smaller and faster 
devices for Very Large Scale Integration (VLSI) systems. 
The technology advance has in turn increased the CMOS 
devices' reliability problems, reducing the lifetime of the 
ICs and making them more sensitive to damage in the early 
steps of the production and assembly processes. 
The IC's sensitivity to Electrostatic Discharge (ESD) is 
one of the most critical reliability problems in the semicon-
ductor industry. ESD is an event that transfers a high amount 
of charge from one object (e.g., human body, transmission 
lines, or metallic pieces) to the other (e.g., microchip) in a 
relatively short period of time. The process results in an 
abrupt peak of current that can cause severe damage in the 
microchip. 
ICs are required to pass testing to specific ESD standards. 
The standards define the typical waveform obtained during 
a particular type of ESD event. Each standard defines the 
characteristics of the rise time and decay time. In addition, 
the maximum peak of the ESD event can be defined to 
include the expected stress during the IC assembly, the type 
of application, and the final environment in which the IC is 
operating. The most widely use ESD standards are: 1) the 
human body model (HBM, charge transfers from human 
body to ground via the microchip); 2) the machine model 
(MM, charge transfers from a piece of equipment or metallic 
tool to ground via the microchip); 3) the charged device 
model (CDM, charge is built up on the microchip and 
transfers to ground); and 4) the system-level International 
Electrotechnical Commission standard for ESD immunity 
(e.g., IEC 1000-4-2, charge transfers from a charged capaci-
tor through contact or air-gap discharge to ground via the 
microchip). 
2 
FET). For some applications, both the I/O protection and the 
supply clamp are also implemented using different combi-
nations of traditional devices, for instance a stack of zener 
diodes, medium voltage MOSFETs, Bipolar Junction Tran-
5 sistors (BJTs ), and occasionally Silicon Controlled Rectifier 
(SCR)-type devices. 
Some of the traditional ESD protection schemes can be 
migrated to a new generation of CMOS technology and still 
be effective in protecting particular applications. There are 
10 important complications though. The former ESD solutions 
typically cannot be readily scaled-down like the other com-
ponents of an IC core circuit or migrated with the same sizes 
without paying an ESD performance penalty. For the newest 
CMOS technologies, the layout rules are stricter and the 
15 process characteristics are modified, such that the undesir-
able effects of the minimum feature size down-scaling are 
diminished. Nevertheless, these process improvements usu-
ally make the core circuit even more sensitive, and devices 
previously used for ESD protection may no longer be 
20 self-protected. Furthermore, the ICs are normally subjected 
by the customers to similar conditions and are required to 
comply with the same ESD standards as circuits in the 
former CMOS technologies. 
Due to the ESD sensitivity of ICs in sub-micron CMOS 
25 technologies, devices for on-chip ESD protection can 
occupy a considerable area of the IC. Moreover, even 
increasing the size of the traditional protection structures to 
levels comparable with the core circuit dimensions does not 
guarantee that the ESD requirements are met. This condition 
30 creates a bottleneck for sub-micron IC development and 
diminishes the potential advantages of the CMOS scaling. 
Limitations of typical ESD protection structures can be 
overcome by designing devices in which the current-voltage 
(I-V) characteristics show voltage snapback during an ESD 
35 event. These devices present a way to build smaller area I/O 
protection and supply clamps with very low leakage current 
during the normal operation of the circuit. The SCRs meet 
this characteristic, but the trigger voltage is very high and 
severe damage may occur in a sub-micron core circuit 
40 before the protection device triggers. The Low Voltage 
Trigger Silicon Controlled Rectifier (LVTSCR) triggers at 
relatively low voltages and it also shows snapback during 
the on-state. The LVTSCR has been used in the previous art 
for CMOS IC ESD protection, but it has the disadvantage 
45 that the holding voltage is very low and causes latchup 
problems in circuits where the I/O pad operation voltage is 
higher than about 1.2V. The High Holding Low Trigger 
Voltage Silicon Controlled Rectifier (HH-LVTSCR) allows 
tuning of the holding voltage in a wide range and at the same 
50 time keeps a relatively low trigger voltage. 
The LVTSCRs and HH-LVTSCRs include a MOS (metal-
oxide-semiconductor) structure that can modify the device's 
response during an ESD event and allows earlier triggering. 
Such devices in the previous art are safely used in CMOS 
55 technologies where they are self-protected and the gate of 
the devices can sustain the long-term voltage stress at the 
normal operating voltage, without reliability problems or 
degradation of the device characteristics. This assumption 
must be dismissed, however, for sub-micron CMOS appli-
60 cations which are required to pass a very high ESD voltage 
level, while operating to relatively high I/O voltages, close 
to- or exceeding- the level where the lifetime of the device 
is reduced by the effects of hot-carrier induced gate degra-
dation. 
In the previous generations of micron- and sub-micron-
level CMOS technologies, the IC ESD protection designs 
that comply with a required ESD standard have included 
schemes such as dual-diode I/O protection and a supply 65 
clamp typically implemented with a Grounded-Gate Metal 
Oxide Semiconductor Field Effect Transistor (GGMOS-
Some alternatives have been previously discussed in the 
literature in order to overcome the gate reliability problem in 
the protection devices without degradation of the device's 
US 7,285,828 B2 
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ESD performance. Solutions in prior art consider devices 
with a floating gate, sometimes referred to as devices with 
a dummy gate. However, these devices are highly dependent 
on the rise time and decay time of the ESD event as well as 
on temperature fluctuations. Results show that different 
versions of devices with floating gates exhibit characteristics 
that may cause a misleading interpretation of the device 
performance. 
4 
ICs where the I/O signal is bipolar and below/above the 
range of the core circuit power supplies, for example, 
communication transceivers included in personal comput-
ers, industrial applications, and as standard equipment-for 
local area networks (LANs) and closed circuit security 
systems. 
According to various embodiments, an electrostatic dis-
In a floating gate device, the conduction characteristics 
are unpredictably modified by the gate conditions. For 10 
instance, during an ESD event the gate MOS capacitor can 
become charged as a result of the ESD event. Since the gate 
voltage is not controlled, the charges underneath the gate are 
not immediately depleted back to the initial conditions and 
consequently the protection device can stay in the on-state. 15 
The leakage current through the channel of the protection 
device increases abruptly, leading to a circuit latchup, failure 
charge (ESD) device is provided. The ESD device can 
comprise a substrate doped to a first conductivity type and 
a first well doped to the first conductivity type disposed in 
the substrate. The first well can comprise a first region doped 
to the first conductivity type, a second region doped to a 
second conductivity type, and a first isolation region dis-
posed between the first region and the second region. The 
ESD device can also comprise a second well doped to a 
second conductivity type disposed in the substrate adjacent 
to the first well, where the second well can comprise a third 
region doped to the first conductivity type, a fourth region 
doped to the second conductivity type, and a second isola-
of the ESD protection, and/or further damage of the pro-
tected IC. 
Thus, there is a need to overcome these and other prob-
lems of the prior art to obtain a protection device without 
gate reliability problems. Moreover, there is a need for 
sub-micron CMOS technology to be able to pass a high level 
ofESD current without latchup or damage. Further, there-is 
a need for a device that can operate and protect against ESD 
during extreme temperature conditions, variable pulse rise 
times and pulse widths, and that is reliable during very 
extreme operating conditions. 
SUMMARY OF THE INVENTION 
In accordance with the present teachings, there is a 
substrate triggered thyristor (STT) with tunable trigger and 
holding voltages fabricated in complementary n- and p-types 
using a sub-micron CMOS technology. The STT is utilized 
for designing input/output (I/O) pad ESD protection and 
ESD supply clamps that are immune to latchup. The trigger 
and holding voltages of this device can be adjustable to 
protect both CMOS standard digital circuits and ICs with 
bipolar I/O signals higher than and lower than the core 
circuit power supplies. The measured TLP (transmission line 
pulse) current-voltage (I-V) characteristics demonstrate trig-
ger voltages tunable in the range of 10 V to 20 V, holding 
voltage tunable in the range of 1.9 V to 16V, adjustable 
holding current, and low on-state resistance. 
In accordance with the present teachings, there is a 
tunable thyristor device without a gate for the design of ESD 
protection at I/O pads and as a supply clamp for CMOS 
circuits. The device is designed using two different struc-
tures and also has complementary versions, n- and p-type. 
The disclosed protection device will be referred to herein-
after as a substrate triggered thyristor (STT). This device can 
be classified in two types: 1) n-and p-type double-substrate-
triggered thyristor (n- and p-type DSTT) and 2) n- and 
p-type single- substrate-triggered-thyristor (n- and p-type 
SSTT). The present teachings provide a versatile, space-
efficient, and reliable ESD protection device for a more 
robust implementation of ESD protection systems in 
advanced sub-micron CMOS technologies. 
The n- and p-type STT devices can be fabricated using a 
standard sub-micron CMOS process. The spacing and 
dimensions of the doped regions of n- and p-type STTs can 
be adjusted to obtain different current-voltage (I-V) charac-
teristics. The disclosed STTs can protect a core circuit in a 
broad range of applications including: 1) ICs where the I/O 
signal swings within the range of the core circuit power 
supplies, for example, a standard digital microchip, and 2) 
20 tion region disposed between the third region and the fourth 
region. Still further, the ESD device can include a first 
trigger contact comprising a highly doped region disposed at 
a junction between the first well and the second well. 
According to various embodiments, another electrostatic 
25 discharge (ESD) device is provided. The ESD device can 
comprise a substrate doped to a first conductivity type and 
an epitaxial layer formed in the substrate and doped to a 
second conductivity type. A first well can be disposed in the 
substrate and doped to the first conductivity type, the first 
30 well comprising a cathode comprising a first region doped to 
the first conductivity type and a second region doped to the 
second conductivity type and separated from the first region 
by a first isolation region. A second well can be disposed 
adjacent to the, first well and doped to the second conduc-
35 tivity type, the second well comprising an anode comprising 
a third region doped to the first conductivity type. The ESD 
device can further include a first trigger contact having a 
length Dl disposed at a junction between the first well and 
the second well and between a second isolation region and 
40 a third isolation region. 
According to various embodiments, a method of making 
an electrostatic discharge (ESD) device is provided. The 
method can comprise providing a substrate doped to a first 
conductivity type and forming a first well doped to the first 
45 conductivity type in the substrate. The first well can com-
prise a first region doped to the first conductivity type a 
second region doped to a second conductivity type, and a 
first isolation region disposed between the first region and 
the second region. The method can further comprise forming 
50 a second well doped to a second conductivity type in the 
substrate adjacent to the first well, the second well compris-
ing a third region doped to the first conductivity type, a 
fourth region doped to the second conductivity type, and a 
second isolation region disposed between the third region 
55 and the fourth region. The method can also include forming 
a first trigger contact comprising a highly doped region a 
junction between the first well and the second well. 
According to various embodiments, another method of 
making an electrostatic discharge (ESD) device is provided. 
60 The method can comprise providing a substrate doped to a 
first conductivity type, wherein the substrate comprises an 
epitaxial layer doped to a second conductivity type and 
forming a first well doped to the first conductivity type in the 
substrate. The method can further comprise forming a cath-
65 ode in the first well, the cathode comprising a first region 
doped to the first conductivity type, a second region doped 
to the second conductivity type, and a first isolation region 
US 7,285,828 B2 
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disposed between the first region and the second region. The 
method can also comprise forming a second well doped to 
the second conductivity type in the substrate adjacent to the 
first well and forming an anode in the second well, the anode 
comprising, a third region doped to the first conductivity 5 
type, a fourth region doped to the second conductivity type, 
and a second isolation region disposed between the third 
region and the fourth region. Still further, the method can 
comprise forming a first trigger contact comprising a highly 
doped region disposed at a junction between the first well 10 
and the second well. 
6 
FIG. 13 is a cross-sectional view of then-type SSTT with 
internal circuit diagram and the current paths for the case 
where the anode is connected to ground for negative ESD 
protection; and 
FIG. 14 is a layout top view for a bidirectional ESD 
protection cell implemented with multiple finger STTs for 
16.5 kV IEC protection. This cell can be triggered in both 
polarities between 9-12 V and the holding voltage can be 
varied in a range of 1.5 V to 11.5 V. The holding current is 
also further increased in the multifinger array. 
TABLES lA and lB list the internal lateral dimensions of 
different n- and p-type 250 µm-width DSTTs, respectively. 
The corresponding holding voltage (V H), trigger voltage 
(V r) and on-state resistance (Ron) can be obtained from the 
It can be understood that both the foregoing general 
description and the following detailed description are exem-
plary and explanatory only and are not restrictive of the 
invention, as claimed. 15 TLP characteristics in FIGS. 7A and 7B; 
The accompanying drawings, which are incorporated in 
and constitute a part of this disclosure, illustrate several 
embodiments of the invention and together with the descrip-
tion, serve to explain the principles of the invention. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a schematic for I/O ground-referenced ESD 
protection and supply clamp; 
FIGS. 2A and 2B are circuit symbols for then- and the 
p-type DSTT, respectively; 
20 
25 
TABLES 2A and 2B list the internal lateral dimensions of 
different n- and p-type 250 µm-width SSTTs, respectively. 
The corresponding V H' V rand Ron can be obtained from the 
TLP characteristics in FIGS. SA and SB; and 
TABLE 3 summarizes the effects of changes in the 
internal dimensions on the STTs' V H' V n Ron, and maxi-
mum failure current. 
DESCRIPTION OF THE EMBODIMENTS 
In the following description, reference is made to the 
accompanying drawings that form a part thereof, and in 
which is shown by way of illustration specific exemplary 
embodiments in which the invention may be practiced. 
FIGS. 3A and 3B are circuit symbols for the n- and the 
p-type SSTT, respectively; 
FIGS. 4A-4D are circuit diagrams for implementation of: 30 These embodiments are described in sufficient detail to 
1) an ESD protection scheme with STTs for standard digital 
circuits (FIG. 4A); 2) an ESD protection scheme with STTs 
for circuits with bipolar I/O signals higher- and lower-than 
the core circuit power supply, (i.e. below Vss and above 
Vdd) (FIG. 4B); 3) an ESD protection scheme for ICs with 35 
bipolar I/O (similar to the condition in 2), which includes a 
protection with a zener diode and an STT at the I/O (FIG. 
4C); and 4) two typical zener and resistor trigger circuit that 
define Tl and T2 in TABLES 1 and 2 (FIG. 4D). 
40 
FIGS. SA and SB are cross-sectional views of the n- and 
p-type DSTTs, respectively; 
FIGS. 6A and 6B are cross-sectional views of the n- and 
p-type SSTTs, respectively; 
FIGS. 7A and 7B are measured TLP I-V characteristics 45 
for the n- and p-type DSTTs, respectively; 
FIGS. SA and SB are measured TLP I-V characteristics 
for the n- and p-type SSTTs, respectively; 
enable those skilled in the art to practice the invention and 
it is to be understood that other embodiments may be utilized 
and that changes may be made without departing from the 
scope of the invention. The following description is, there-
fore, not to be taken in a limited sense. 
Notwithstanding that the numerical ranges and param-
eters setting forth the broad scope of the invention are 
approximations, the numerical values set forth in the specific 
examples are reported as precisely as possible. Any numeri-
cal value, however, inherently contains certain errors nec-
essarily resulting from the standard deviation found in their 
respective testing measurements. Moreover, all ranges dis-
closed herein are to be understood to encompass any and all 
sub-ranges subsumed therein. For example, a range of"less 
than 10" can include any and all sub-ranges between (and 
including) the minimum value of zero and the maximum 
value of 10, that is, any and all sub-ranges having a 
minimum value of equal to or greater than zero and a 
maximum value of equal to or less than 10, e.g., 1 to 5. 
In accordance with the present teachings there is a Sub-
strate Triggered Thyristor (STT) ESD protection device for 
submicron CMOS technology. The STTs can be fabricated 
in complementary n- and p-types. The n- and p-type STTs 
show a sub-nanoamp leakage current in the off-state and a 
FIGS. 9A and 9B compare the measured TLP I-V char-
acteristics for the forward- and reverse-conduction of STTs 50 
with floating N-Tub and N-Tub connected to the STTs 
anode. The effect of the different interconnections on the 
forward conduction is illustrated by presenting four TLP I-V 
characteristics in the same plot. Two of them correspond to 
55 tunable holding voltage from less than 2 V to over 16 V. 
an n-type DSTT and the other two correspond to a p-type 
DSTT; 
FIGS. lOA and lOB are cross-sectional views of the n-
and p-type DSTT with internal circuit diagram and the 
forward and reverse conduction paths; 
FIGS. llA and llB are cross-sectional views of then- and 
p-type SSTT with internal circuit diagram and the forward 
and reverse conduction paths; 
FIG. 12 is a cross-sectional view of then-type SSTT with 
internal equivalent circuit and current paths for the case 
where then-tub portion of the guard-ring is connected to the 
anode of the device; 
FIG. 1 shows a general schematic in which the STTs can 
be used for on-chip ESD protection. In this figure, ESD 
protection can be accomplished with a bidirectional I/O 
protection and bidirectional supply clamp, both of which are 
60 ground-referenced. Considering this ESD protection 
scheme, STT devices can be used for implementation ofl/O 
protection and supply clamp, adjusted to a variety of ESD 
protection requirements in submicron CMOS ICs. 
FIGS. 2A-2B and 3A-3B show the circuit symbols of the 
65 n- and p-type DSTTs and the SSTTs respectively. The STTs 
can be used for: 1) the design ofESD protection in standard 
digital circuits (see, for example, FIG. 4A) and 2) for the 
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design of mixed-signal ESD protections, e.g., for data com-
munication applications, which are required to operate at 
custom positive- and negative-I/O pad voltages, typically 
different than the core circuit power supplies (see, for 
example, FIGS. 4B and 4C). 
8 
be customized using logic control, while other more general-
use triggering circuits are found in the literature and sum-
marized by Ker et al. in U.S. Pat. No. 6,566,715 Bl, which 
is incorporated herein by reference in its entirety. 
The ESD protection schemes depicted in FIGS. 4A, 4B, 
and 4C are further strengthened with other advantages over 
standard ESD protection schemes, such as: 1) reduction of 
the number of devices for the complete ESD protection and 
therefore less parasitic effects, because protection is pro-
FIG. 4A shows a detailed diagram of an ESD protection 
scheme using a P-DSTT for the supply clamp 300 and a 
P-SSTT for the I/O ESD protection cell 200. This particular 
scheme is applicable for the scenario where the normal 
operating voltage at the I/O pad is always-higher than Vss. 
The I/O ESD protection can have a triggering electrode 
floating or interconnected to a logical circuit 230, a clamp 
diode 260, with the cathode connected to the I/O pad and 
anode to Vss, having the breakdown voltage of the diode 
higher than the triggering voltage of the P-SSTT, an external 
or internal interconnection 290 to short the graded doping 
concentration between the highly doped n-type region and 
the tub region of the same conductivity type. The supply 
clamp can have an interconnection 31S between the highly 
doped regions of different conductivity types and then-tub, 
such that the embedded diode formed between the substrate 
and anode is parallel to the diode clamp 360 and shares Vss 
10 vided with just ground-referenced protection devices, as 
opposed to multiple protection components connected from 
the I/O pad to both power rails. The reduction in parasitic 
effects follows from the reduction in the number of devices 
connected to the I/O pad; 2) less perturbations/noise pulled-
15 up from the I/O pads to the power supply through an ESD 
protection device due to a) absence of an explicit ESD 
protection structure from the I/O pad to V dd and b) smaller 
(and therefore less capacitance) structures from the I/O pads 
to V ss; and 3) a higher ratio of ESD protection level per unit 
to V dd conduction. The shunt diode 360 can have similar or 
higher breakdown voltage than the P-DSTT, and the dual 
triggering electrodes, 330 and 34S, can alternatively be open 
or connected to a control logic circuit. 
20 area along with a reduction in the required size for the V dd 
power rail protection due to the low holding voltage of the 
STTs. The low holding voltage implies lower power dissi-
pation at the high currents in the ESD pulse. Lower power 
dissipation allows smaller total device size for the same 
A different protection scheme is required if the normal I/O 
operating voltage is bipolar and outside the range of both of 
the power supplies, e.g. above Vdd and below Vss. For such 
25 allowed peak temperature (i.e. failure point). For these 
protection schemes, and for general purpose protection 
structures, the STT devices can meet different customized 
conduction characteristics, commonly required for the 
a condition, FIGS. 4B and 4C show ESD protection schemes 30 
that include supply clamp S60, and either parallel ground-
referenced n- and p- type SSTTs (440 and 420) comprising 
I/O ESD protection 400 as in FIG. 4B, or p-type SSTTs 420 
and shunt diode 620 comprising I/O ESD protection 600, as 
in FIG. 4C. The embodiment in FIG. 4B has first- and 35 
second-protection elements (420 and 440). A first electrode 
S20 of the first protection element is connected to the Vss 
power rail and to two highly doped regions of different 
conductivity type, the second electrode is connected to the 
pad, and a trigger electrode 460 is either connected to a 40 
logical triggering circuit or left floating. The first electrode 
of the second device SOO is connected to the pad and to two 
highly doped regions of different conductivity type, the 
second electrode is connected to the Vss power rail, and a 
second triggering electrode 480, is independently connected 45 
to a logical triggering circuit or left floating. 
The embodiment in FIG. 4C, has a coupled STT-diode 
clamp scheme 600 for I/O ESD protection. The STT-diode 
clamp includes: a first electrode S20 of the first protection 
element connected to the Vss power rail and to two highly 50 
doped regions of different conductivity type, the second 
electrode connected to the pad, and a trigger electrode 460 
connected to a logical triggering circuit or left floating. A 
diode clamp including a stack of devices (640 and 660) 
blocks conduction below Vss and above Vdd at the prede- 55 
termine voltage. The diode stack also comprises substrate 
diodes, 680, wherein the substrate diodes need to be con-
sidered in the design to avoid conduction within the IC 
operating conditions. 
design of very large scale integration (VLSI) mixed-signal 
circuits. 
Cross-sectional views of exemplary n- and p-type DSTT 
and SSTT are depicted in FIGS. SA and SB and 6A and 6B, 
respectively. These devices can be fabricated using a stan-
dard silicided triple-well sub-micron CMOS process. The 
tuning of the device I-V characteristics can be accomplished 
by adjusting the internal lateral dimensions indicated in 
FIGS. SA and SB and 6A and 6B. 
FIGS. SA and 6A show an N-Tub layer 12 formed on the 
surface of a p-type silicon wafer 10 with an n-type Epitaxial 
layer 14. N-Extensions lS, N-Well 11, and LDD N+ 46 are 
implanted at both sides of the device, and this n-type region 
extends to the N-Tub 12. P-Extensions 17, P-Base 38, 
P-Well 13, and LDD p+ 48 are implanted at both sides of the 
device and this p-type region extends to the p-type substrate 
10. Then- and the p-type regions previously described form 
a so called guard-ring (also referred to herein as a guard-ring 
isolation) around the effective area of the STT device. 
FIGS. SB and 6B show an N-Tub layer 12 formed on the 
surface of a p-type silicon wafer 10 with an n-type Epitaxial 
layer 14. N-Extensions lS, N-Well 11, and LDD N+ 46 are 
implanted at both sides of the device, and this n-type region 
extends to the N-Tub 12. P-Extensions 17, P-Base 38, 
P-Well 13, and LDD p+ 48 are implanted at both sides of the 
device and this p-type region extends to the p-type substrate 
10. Then- and the p-type regions previously described form 
a so called guard-ring around the effective area of the STT 
device. The guard ring can be customized to increase the 
anode/cahode-to-p-side of the guard ring breakdown. 
An N-Well 16 is implanted to be used as an intermediate 
layer in the anode side of then- and p-type STTs. AP-Well 
18 is implanted into the N-Epitaxial-layer 14 parallel to the 
previous N-Well to be used as an intermediate layer in the 
cathode side of the n-type and p-type STTs. These wells 
extend in the vertical and the lateral directions. In the 
The schemes shown in FIGS. 4A, 4B, and 4C can be 60 
implemented using different combinations of the STT 
devices. Each STT depicts different I-V characteristics, and 
the choice depends on the specific requirements of ESD 
protection design. FIG. 4D shows two zener-resistor trigger 
circuits that can be alternatively used in conjunction with the 
STTs. Other more sophisticated trigger circuits can also be 
used together with the STT devices. Such trigger circuits can 
65 vertical direction, the wells extend into the N-Epitaxial layer 
14 and in the lateral direction they create a junction, also 
called a blocking p-n junction in the center of the STT. 
US 7,285,828 B2 
9 10 
A second trigger contact is formed by LDD P+ and LDD 
N+ regions 42 and 44 of dimension Lx implanted in the 
n-and p-type DSTT, respectively, as shown, for example in 
FIGS. SA and SB. This region provides ohmic contact in the 
P-Well and N-Well regions, respectively, for a more flexible 
design of alternative triggering of the STT by external 
injection of current. According to various embodiments, the 
dimension Lx can be from about 500 nm to about 6.5 µm. 
Other exemplary lengths of Lx are shown in TABLES lA 
According to various embodiments, the junction can be 
formed at the interface between the two wells. Alternatively, 
the junction can include a gap separating the two wells by a 
distance "t". The gap "t" between the N-Well 16 and the 
P-Well lS can be designed to increase the magnitude of the 5 
trigger voltage and holding current. According to various 
embodiments, the distance "t" can be 800 nm or less. Still 
further, the gap can be lightly doped and in certain embodi-
ments, the gap can have a graded doping profile, in the 
lateral direction and/or in the vertical direction. 10 and lB. According to various embodiments, the trigger and 
on-state holding voltages of the various devices can be 
adjusted by varying the length of the second trigger contact. 
Moreover, varying the length of the second trigger contact 
The LDD N+ region 22 in FIGS. SA and 6A and the P+ 
region 24 in FIGS. SB and 6B, are implanted over the 
junction or gap between the N-Well 16 and P-Well lS for the 
n- and p-type STTs, respectively. The LDD N+ region 22 
and the P+ region 24 can be part of first trigger contacts 15 
formed in then- and p-type devices, respectively. As shown 
in the Figures, the LDD N+ region 22 and the P+ region 24 
can be defined by a distance Dl. According to various 
embodiments, the distance Dl can be from about 500 nm to 
about 11.2 µm. Moreover, by varying the distance Dl, 20 
various parameters of the device can be varied, such as, for 
example, the on-state holding voltage. According to various 
embodiments, LDD N+ region 22 and LDD P+ region 24 
can be considered highly doped with respect to other regions 
can control the gain of anode embedded bipolar junction 
transistors during on-state regenerative feedback. 
The LDD N+ regions 22, 26, 34, 44 and 46 are typically 
implanted in the same process step, but they may be formed 
in separate implantation steps. The same observation applies 
to all the LDD P+ regions 24, 2S, 32, 4S, and 42. 
FIGS. SA and SB and FIGS. 6A and 6B also show the 
different lateral dimensions adjusted in the n- and p-type 
STTs. The I-V characteristics of these devices have been 
measured on-wafer using a Barth 4002 transmission line 
pulsed (TLP) instrument, which provides square pulses 100 
in the device. 25 ns wide with variable rise times of 200 ps, 2 ns, and 10 ns. 
LDD N+ and LDD P+ regions 26, 2S are implanted in the 
P-Well lS and the N-Well 16 for then- and p-type STTs, 
respectively. Regions 26 and 2S are the cathode of then-type 
STT and the anode of the p-type STT, respectively. The 
regions 26 and 2S can be interconnected in several configu- 30 
rations such as, for example those shown in FIGS. 4A, 4B, 
and 4C. 
FIGS. 7A and 7B and FIGS. SA and SB compare the 
measured TLP I-V characteristics using a 10 ns pulse rise 
time for the devices presented in TABLES 1 and 2. FIGS. 7 A 
and 7B and FIGS. SA and SB show a sample of different I-V 
characteristics that can be obtained for various STT devices. 
The STTs exhibit a very low leakage current in the off-state 
(tens of picoamps at 5 Volts), for a 250 micron wide device), 
very high conducting current in the on-state (over 10 amps), 
and wide-range tunable trigger and holding voltages, all of 
LDD P+ and N+ regions 32, 34 are implanted in the 
N-Well 16 and P-Well lS for the n- and p-type STTs, 
respectively. Regions 32 and 34 are the anode of then-type 
STT and the cathode of the p-type STT, respectively. The 
regions 32 and 34 can be interconnected in some configu-
rations such as, for example those shown in FIGS. 4A and 
4B. 
35 which are of paramount importance for the design and 
development of effective and versatile on-chip ESD protec-
tion structures. The triggering point can be determined by 
the externally applied triggering control or by the predeter-
mined breakdown voltage of the blocking junction in the 
Isolation regions are formed between various doped 
regions of the device. For example, in FIGS. SA and SB, an 
isolation region is formed between the regions 26 and 2S, 
between regions 32 and 34, between regions 22 and 42, 
which is described below, and region 22, between region 22 
and 32, and between region 26 and 42. These isolation 
regions are shown to have a length D2. For then- and p-type 
SSTTs shown in FIGS. 6A and 6B, isolation regions 40 and 
40 anode to cathode current path, while the holding voltage can 
be tuned by adjusting the dimensions of the internal implan-
tations, the net effect of which is the adjustment of the 
current gain and injection efficiency during the device's 
regenerative feedback on-state. This flexibility is not pro-
41 of length L are formed in the P-Well lS for the n-type 
SSTT and in the N-Well 16 for the p-type SSTT. According 
45 vided by the prior art nor by other standard devices built in 
sub-micron CMOS processes, and its lack has given rise to 
costly delays in the production and tape out of many IC 
products due to high ESD sensitivity in the prototype 
to various embodiments, the lengths of the various isolation 50 
regions can be from about 500 nm to about 6.0 µm, in some 
embodiments, from about 500 nm to about 3.5 µm, in other 
embodiments, from about 500 nm to about 1.5 µm, and in 
still further embodiments, from about 500 nm to about 1.0 
µm. Other exemplary lengths of the various isolation regions 55 
are shown in TABLES 1A-2B. According to various 
embodiments, the trigger and on-state holding voltages of 
the various devices can be adjusted by varying the lengths of 
the isolation regions. Further, the various isolation regions 
can each be the same length or they can be different lengths, 60 
according to the desired operating parameters. 
designs and failure of the traditional schemes of ESD 
protection. 
The STT devices allow the design of tunable I-V char-
acteristics and a high ratio of ESD performance per unit 
area. The interacting physical effects during the conduction 
conditions of the STT can be modified by varying the 
device's internal lateral dimensions. Changes in one dimen-
sion can improve some characteristics of the device but may 
degrade others. Equivalent circuits are presented for under-
standing of the device physics and for further use in the 
mathematical modeling of the device in standard CAD tools 
for circuit designers. 
The STTs are designed in n- and p-type versions with 
optional single- and double-substrate triggers. FIGS. 7A and 
7B and FIGS. SA and SB show the TLP I-V characteristics 
According to various embodiments, the isolation regions 
can be formed using in insulator material or a silicide 
material. For example, the isolation regions can be formed 
by Local Oxidation of Silicon (LOCOS), implantation of 
oxygen or other material so as to form an insulating material, 
or by a silicide process. 
obtained for different types of STTs. FIG. 7A shows the 
65 measured TLP characteristics of different n-type DSTTs 
such as those described in TABLE lA. For the DSTT in this 
example, the trigger voltage is shown in the range of 15-16 
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V, and the holding voltage is variable, in the range of about 
2 to 14 V. The trigger voltage, however, can be changed 
using an alternative triggering circuit. 
FIG. 7B depicts the measured TLP characteristics of 
p-type DSTTs such as those described in TABLE lB. For 5 
this device the trigger voltage is in the range of about 11 to 
12 V and the holding voltage is variable from about 1.5 to 
12 V. For higher holding voltages the failure TLP current is 
lower but the effective power that the devices withstand is 
comparable for all the cases. The devices named with the 10 
letter 'B' at the end include a simplified trigger circuit such 
as a zener diode and resistance at 12 V (see FIG. 4D), which 
increases the holding current and triggers the device close to 
the conduction point of the zener diode. 
FIG. SA depicts the measured TLP characteristics of the 15 
n-type SSTT such as that described in TABLE 2A. The 
n-type SSTT in this example allows a tuning of the holding 
voltage in the range of about 1.9 to about 5 V and triggering 
from levels about 16 V to voltages even higher than the 18 
12 
corresponding to the P-side of the guard ring. When the 
substrate is connected to a reference voltage, Vs or Vss, the 
distributed PNP open base breakdown establishes a con-
straint for the voltage value that can be applied to the anode 
or cathode below the corresponding reference voltage. Inter-
nally in the embodiment, a high reverse breakdown voltage 
p/n junction 304 is identified between the P-Well and the 
N-Tub, and another p/njunction close to the surface 30S, is 
identified between the highly doped regions of opposite 
conductivity type. A parasitic BJT is formed between the 
cathode and the substrate, the base of which is connected to 
the cathode. The breakdown voltage of this BJT should be 
high enough to guarantee no conduction when the cathode is 
moving above/below the substrate reference voltage. A 
lateral BJT 310A is indicated as a triggering component 
embedded in the embodiment. Trigger 1 and trigger 2 allow 
the alternative injection of carriers in the base of two BJTs 
(310A and 312) illustrated in FIG. lOA. The BJT 312 
establishes the blocking voltage, while it also is the main 
path of current during the regenerative feedback. By extend-
ing the base region of 312, the injection efficiency is 
degraded and holding voltage can be shifted to higher levels. 
The diodes 314 and 320 are separated from the anode 
V scale depicted in FIG. SA. This figure compares the effect 20 
of three different connections in a device with similar 
internal dimensions. The device N-SSTT 1 is the basic 
device, N-SSTT lAis a similar device with an anode-N-Tub 
interconnection, and N-SSTT lB is-a similar device con-
nected to a zener-resistance triggering circuit. The anode-
N-Tub interconnection slightly increases the trigger voltage 
and also increases the holding current and holding voltage. 
For N-SSTT lB the trigger voltage is not significantly 
changed with the current injection provided by the simpli-
fied triggering circuit, but the holding current is increased 
and the on-state resistance is slightly improved. 
25 electrode by the contact and well resistance, the diode 314 
is close to the surface and parallel to the forward conduction 
path. Conduction through the diode 314 is mainly obtained 
in the low current regime, while the device has not reached 
the on-state regenerative feedback. The diode 320 can be 
30 
shorted to the anode or left with one of the sides floating. 
These conditions are referred to as the tied N-tub or floating 
N-tub configurations, respectively. Each of these configura-
tions is applicable to different ICs operating conditions 
FIG. SB depicts the measured TLP characteristics of the 
p-type SSTT such as that described in TABLE 2B. The 
trigger voltage is variable in the range of about 10 to about 
12 V and the holding voltage can be easily tuned in the range 
of about 2 to about 4 V. Holding voltages higher than about 
5V are also designed in the p-type SSTT by introducing a 
lower doping concentration, e.g. a P-Base, in the region 24 
of FIG. 6B. This change increases the trigger voltage to 
about 12.5 V. 
35 previously discussed. The high injection during the regen-
erative feedback modulates the intrinsic conductivity repre-
sented by the resistive network in the device, resulting in 
current distributed along the vertical direction and far from 
the surface. Laterally distributed BJTs in the anode side 316 
40 and 31S, are parallel to the guard-ring and identified between 
the anode and the substrate. While the anode can be con-FIG. 9Acompares the measured TLP characteristics for n-
and p-type DSSTs with similar lateral dimensions. For the 
devices with a floating N-Tub, the trigger and holding 
voltages are lower due to the effect of the open base in the 
parasitic PNP BJT in the anode side. In general, the trigger 45 
and holding voltages of the p-type devices are lower than the 
n-type devices. Each one of these characteristics though, is 
desirable for different ICs' operating conditions and can 
provided all the necessary information to the circuit design-
ers in order to make the appropriate choice for each appli- 50 
cation. 
nected to the substrate for specific conditions where the 
device discharges current from the reference substrate power 
rail to the cathode, in general, the anode voltage swing can 
vary from values below/above the substrate reference volt-
age. For these conditions the laterally distributed anode-
substrate BJTs 316 and 31S, should guarantee no conduction 
at voltage lower or equal to the BJT 312. The complemen-
tary p-type DSTT in FIG. lOB, also indicates the comple-
mentary array of components. BJTs labeled 342, 342A, and 
3S2 follow the same function of the BJTs 31S, 316, and 306, 
respectively. The complementary configuration, however, 
includes different bipolar structures for the triggering 346 
and regenerative feedback, 346, 344A, and 3S2. Because 
The effect of the anode-N-Tub interconnection on the 
reverse characteristics is depicted in FIG. 9B. The reverse 
breakdown of the devices with a floating N-Tub is increased 
up to a maximum of about 12.2 V by increasing the distance 
(Dr!) between the p-side and n-side of the guard ring such as 
those described in FIGS. SA and SB and FIGS. 6A and 6B. 
Much higher reverse breakdowns can also be obtained by 
changing the doping concentration in the n-side of the ring 
55 these components interact but at the same time can be 
independently optimized, the use of the complementary 
configurations and predetermined dimensions allows for the 
versatile design of the previous illustrated circuit compo-
nents and associated I-V characteristics. 
or in the intermediate N-Well 11 layer in devices such as 60 
those shown in FIGS. SA and SB and FIGS. 6A and 6B. 
FIGS. lOAand lOB depict cross-sectional views ofn- and 
p-type DSTTs with an equivalent circuit for the internal 
parasitic components and current paths for forward and 
reverse conduction. In FIG. lOA, vertically distributed open 65 
base PNP bipolar junction transistors (300 and 302) are 
obtained between the device. and the outermost region 
Equivalent cross-sectional views and labels are depicted 
in FIGS. llA and llB for then- and p-type SSTT, respec-
tively. Differences between the cross-sectional views in 
FIGS. lOA and lOB and FIGS. llA and llB include the 
trigger 2 in the P-Well and N-Well for the n and p-type 
devices, respectively, the effect of which is the shift to higher 
triggering voltage if compared with the previous DSTTs 
configurations. As the device physics is similar in the 
US 7,285,828 B2 
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different versions of the embodiments, the discussion of the 
STT structures operating conditions is focused next on the 
n-type SSTT. 
14 
ICs, bidirectional ESD protection cells without latchup 
problems in both directions and protection capability to very 
high levels of bipolar ESD stress at the I/O pad constitute 
The STT is studied for the two operating conditions, 
forward and reverse. The forward conduction of the device 5 
fundamental design requirements. In the present teaching, 
these conditions are designed for different applications with-
out the reliability problems that may be found in other kinds is mainly tuned by adjusting the internal lateral dimensions, 
but also the interconnection of the n-type part of the guard 
ring modifies the conduction characteristics in forward and 
reverse bias conditions. Two general cases are assessed for 
each operating condition: 1) STT with the n-part of the 
guard-ring connected to the anode and 2) STT with the 
n-part of the guard-ring floating. 
The STT allows the flexible design of ESD protection 
systems with a low- or high-reverse voltage conduction. A 
low reverse voltage in the protection device is the most 
common requirement for standard digital circuits. However, 
pad ESD protection with a high reverse breakdown is also 
required, for instance, for standard data communication ICs. 
According to various embodiments, digital and analog 
ICs can be operated with a signal at the I/O pads within the 
range of the core circuit power supplies. For instance, this is 
the case of applications with normal operation signals vary-
ing only from the minimum supply voltage (Yss) to the 
maximum supply voltage (V dd) such as in the device shown 
in FIG. 4A. In these applications, a forward-biased junction 
from Yss to the pad provides the protection for a negative 
ESD event. 
The STTs allow the design of a low reverse voltage by 
connecting the n-part of the guard-ring to the anode of the 
device as shown, for example, in FIG. 12. According to 
various embodiments, the n-part of the guard-ring can be 
connected to the N-Well, for example, 16 in the device 
shown in FIG. 6A, and both of them connected to the anode, 
for example, 32 in the device shown in FIG. 6A and 31S in 
FIG. 4A. Assuming the common condition where the p-part 
of the guard-ring (48 in FIG. 6A) is connected to Yss, when 
the voltage of the anode is pulled down below Yss by a 
negative ESD, at the voltage of the guard-ring p-njunction, 
the current increases abruptly and the maximum negative 
voltage is given by the voltage of a forward-biased p-n 
junction as shown in FIG. 12. Because the STT is not very 
well optimized for the reverse conduction, for a very high 
level of ESD in reverse, an additional diode may be added 
to shunt the STT in order to share the current and avoid 
damage for over-stress in the guard-ring. For applications 
where the substrate is connected to a negative voltage (Ym) 
lower than Y ss, the substrate to N-Tub junction is always 
reverse biased during normal operation condition, and the 
STT with a shunt diode is also effective in protecting circuits 
with these kinds of conditions. 
of devices with gates. 
The SSTT is operated at voltages below Yss using the 
interconnections depicted in FIG. llA, see 420 in FIGS. 4B 
10 and 4C. FIG. llA shows different groups of open-base BJTs. 
A group of lateral shunt PNPs is formed parallel to the STT 
surface between the p-side of the guard-ring (13, 17, 38, and 
48 in FIGS. SA and SB and FIGS. 6Aand 6B) and the anode 
and another group is formed between the intermediate 
15 P-Well (18 in FIGS. SA and SB and FIGS. 6A and 6B) in the 
cathode side and the anode. A second group of shunt PNPs 
is vertically distributed between the p-type substrate and the 
anode. For the fabricated STTs, the lowest breakdown and 
thus the determination of the trigger voltage is found in the 
20 open base BJTs laterally distributed between the p-side of 
the guard-ring and the anode, see FIG. llA. 
FIG. llA also shows the conduction paths. An important 
current at the reverse breakdown voltage (OBY) is obtained 
between the p-side of the guard-ring and the anode. Addi-
25 tional leakage current fluxes throughout the other open-base 
BJTs, but this leakage is very small. The reverse OBY ofthis 
open base BJT is found tunable between about -10.5Y and 
about -12.2Y by increasing the distance between then- and 
p-side of the guard-ring (Dr! in FIGS. SA and SB and FIGS. 
30 6A and 6B) between about 1.2 µm and about 5.5 µm. This 
tunable OBY provides ESD protection design flexibility for 
most of the applications developed in sub-micron CMOS 
technology. Higher OBYs are also obtained by decreasing 
the doping concentration of the intermediate N-Well 16 and 
35 P-Well 13, see FIGS. SA and SB and FIGS. 6A and 6B. The 
reverse conduction characteristic of the floating N-Tub STTs 
though cannot be used for protection at high level of reverse 
ESD current. Because the conductivity of the open-base 
BJTs is very low, the maximum reverse current that the cell 
40 can support once OBY is reached is significantly smaller 
than that obtained in the forward condition and generally not 
suitable for ESD protection. Similar operating conditions are 
observed in the n- and p-type DSTTs devices presented in 
FIGS. lOA and lOB and the p-type SSTT shown in FIG. 
45 llB. 
A bidirectional ESD protection is designed by using shunt 
STTs, one STT (420 FIG. 4B) with the anode to the first 
electrode e.g. the I/O pad, and the cathode to the second 
electrode (S20 FIG. 4B), e.g. Yss, and the other STT (440 
50 FIG. 4B) with the cathode to the first electrode (SOO FIG. 
4B), and the anode to the second electrode. FIG. 13 shows 
the cross-sectional view of an SSTT with the current paths 
when the anode is connected to the substrate and to Yss. The 
various structural elements labeled in FIG. 13 are identified 
FIG. 12 shows equivalent circuit symbols distributed 
along the lateral and vertical directions and the correspond-
ing conduction path. The various circuit elements are iden-
tified as previously described for FIG. lOA. The conduction 
path is presented from the p-type substrate and the p-part of 55 
the guard-ring to the N-Well, but also from the cathode to the 
n-part of the guard-ring and to the N-Well. The different 
conduction paths show a desirable distribution of the reverse 
current along the vertical and lateral directions of the device, 
which increases the ratio of ESD reverse current per unit 60 
area that the device can support. A similar reverse operation 
condition is obtained for then- and p-type DSTT in FIGS. 
SA and SB and for the p-type SSTT in FIG. 6B. 
as previously described in FIG. lOA. The forward conduc-
tion follows a similar path previously shown in FIG. llA, 
but the reverse conduction takes place at the OBY of the 
lateral BJT between the cathode P-Well 18 and the p-side of 
the guard ring, which results in the present process are close 
to about 11.2V. The shunt STTs cell provides the necessary 
bidirectional ESD protection to high current levels. 
An alternative bidirectional protection can be provided as 
well with a combination of STTs for forward protection and 
a shunt zener diode tuned at the right reverse condition for 
the reverse ESD, see 600 FIG. 4C. For instance, Local Area 
Networks (LANs) are sometimes operated between 12 and 
ICs for data communication and various other mixed-
signal processing applications may be required to operate at 65 
I/O bipolar voltages much higher than the core circuit power 
supplies, (i.e., above Yddand below Yss). For these kinds of - 7 V. The I/O ESD protection for I Cs used for this kind of 
US 7,285,828 B2 
15 
network is bidirectional and not synnnetric with the ground 
reference. A critical condition in this particular design is 
found for a positive ESD zap, because a high current over 
the 12 V gives rise to high power dissipation. For this 
condition, an array of zener diodes, such as 620 shown in 5 
FIG. 4C, with a Vss to pad breakdown voltage slightly 
higher than 7 Vanda pad to Vss breakdown voltage much 
higher than 12 V can be used shunt to an STT device 420 in 
FIG. 4C. The STT provides the low leakage protection with 
snapback to a lower power dissipation condition for the 10 
positive ESD events and the zener diode such as 640 and 660 
FIG. 4C for a negative ESD with clamp voltage much below 
Vss (680 FIG. 4C). 
For then- and p-type STTs, the voltage snaps back during 
the on-state due to similar vertical and lateral bipolar effects. 15 
The n-type SSTT device is used as a reference for the 
following discussion of the forward on-state operations. 
FIG. 12 shows the n-type SSTT with the n-side of the 
guard-ring connected to the anode of the device, see 31S 
FIG. 4A. During the forward on-state, two dimensional 20 
avalanche generation of carriers in the high-field region (22 
in FIG. 6A) results in hole current into the P-Well (18 in 
FIG. 6A). The voltage dropped in the P-Well resistance REP 
(see FIG. 12) raises the P-Well to LDD N+ (18 to 26 in FIG. 
6A) potential and eventually this junction is forward-biased. 25 
Electrons injected from the cathode (26 in FIG. 6A) into the 
P-Well (18 in FIG. 6A) are collected at the LDD N+ (22 in 
FIG. 6A) passing through the P-Well to anode lateral para-
sitic BJT. Eventually avalanche breakdown takes place in 
the P-Well to anode PNP, and the current increases as a 30 
function of the avalanche multiplication in the high field 
region in the anode side due to thermal generation and high 
injection of minority carriers. 
The avalanche-generation current provides the base emit-
ter current in the P-Well to anode PNP. This parasitic BJT 35 
has a distributed effect from the surface to the bulk of the 
device as well as laterally between the N-well and P-well. As 
the PNP bipolar turns on, carriers move through the base or 
16 
to obtain the optimum design is to find the compromise 
solution that controls the trigger and the voltage in the 
junctions by using the appropriate lateral dimensions of the 
device and the appropriate dimensions for the anode and 
cathode contacts in order to avoid a very high injection in the 
anode but without violation of the design rules. The low 
on-state voltage in the blocking junction, the creation of a 
region of quasi-neutral electron-hole plasma along the junc-
tion, and a better distribution of the electric field along the 
device and deeper in the bulk are some of the further 
advantages of the STTs that allow a better performance at 
high current conditions and in a lower power dissipation per 
unit area than existing ESD protection methods. 
For the STTs with n-side of the guard-ring (N-Tub) 
floating (see 420 in FIGS. 4B and 4C), the transverse area 
for current flux between anode and cathode is narrower. For 
the SSTT, the forward conduction is depicted in FIGS. llA 
and llB. These figures show the lateral and vertical PNP 
BJTs with floating N-Well, (16 in FIG. 6A). The N-Well to 
P-Well (i.e., base-collector of the lateral BJTs in the anode) 
breakdown is due to instability caused by carrier avalanche 
multiplication at the distributed PNP BJT. Similar to the case 
previously described, electrons are generated by impact 
ionization of holes injected in the collector-base (CB) junc-
tion and it contributes to an effective base current, which in 
turn controls hole injection across the emitter-base (EB) 
diode. This situation creates a feedback system where the 
collector current is related to the effective base current, 
which is composed of one terminal current, the thermal 
generation of holes within the shunt lateral transistors, and 
the feedback component due to the impact ionization of 
injected electrons as well as by the forward gain which is 
characterized by the emitter efficiency. 
In this device, the conditions for the trigger voltage are 
similar to those previously detailed for the device with the 
N-Tub tied to the anode. However, the effective resistance is 
smaller and also the voltage that can be withheld along the 
device is smaller. This effect along with the open base N-Well to P-Well space charge region. At the time that the 
BJT starts conducting, the number of carriers from anode to 
cathode increases abruptly, a quasi-neutral region is created 
in the intermediate N-Well and P-Well, and the voltage snaps 
back to a lower electric field condition. 
40 conditions in the PNP in the anode side give rise to smaller 
holding voltages and slightly smaller trigger voltages. 
In the N-Well to P-Welljunction (16 to 18 in FIG. 6A) the 
contact potential is variable along the junction and propor- 45 
tional to the ratio of the majority carrier doping concentra-
tions at each side of the space charge region. Thus, the 
reverse conduction condition is different along the bulk of 
the device. The level of minimum contact potential at the 
blocking junction is obtained at some distance from the 50 
surface. This is the place where the initial reverse conduc-
tion by impact ionization and tunneling gives rise to the next 
path for current conduction deep in the bulk of the device. 
This tunable effect provides a strength of the proposed ESD 
protection cell. Once the potential barriers reach the con- 55 
duction conditions, the STT is able to open multiple high 
conduction paths. 
The holding voltage after triggering is an integral function 
of the electric field distribution between the two terminals of 
In general, for both-interconnection conditions previously 
presented, in addition to the sustained high injection condi-
tion after snapback, a so called dual-carrier-injection is also 
present in the total current density. In this condition, a drift 
current density due to the majority carriers of both kinds-
holes and electrons-gives rise to a quasi-neutral electron-
hole plasma that controls the electric field in the junction. A 
second component given by carrier diffusion is important 
during the triggering process but less important during the 
'on' condition of the device, and a final component due to 
tunneling effects may be present at the blocking junction 
during the on-state high-current regime. Additionally, the 
relationship between resistance and current is not a mutually 
exclusive multiplication of two constants, but the current 
density modulates the conductance. Therefore, the on-state 
I-V characteristics are also affected by the modulation of the 
conductivity, which changes with the device interconnec-
tions and with the lateral dimensions. 
The STT's I-V characteristics are designed for different 
I/O pad and supply clamp conditions by adjusting the 
internal lateral dimensions. The holding voltage can be 
dependent on: 1) the dimension 'Dl' (22 in FIGS. SA and 6A 
and 24 in FIGS. SB and 6B); 2) the size and equivalent 
the device, including primarily the voltage in the space 60 
charge neutral region where carriers are injected from both 
sides of the device. If the distance between the anode and 
cathode is increased, the holding voltage is increased as well 
but some characteristics in the device may be degraded. 
Likewise, higher injection of carriers increases the injection 
efficiency, and the device can be turned-on earlier but the 
voltage also snaps back to a lower holding voltage. One way 
65 resistance of the anode contact (32 in FIGS. SA and 6A and 
28 in FIGS. SB and 6B); 3) the dimension Lin the DSTTs 
(42 in FIG. SA and 44 in FIG. SB) and in the SSTTs (40 in 
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FIGS. SA and in SB); and 4) the equivalent resistance of the 
intermediate N-Well in the anode side. 
The holding voltage increases with an increase in Dl, 
reduction of emitter contact size, which provides emitter 
injection control, an increase in the channel length, and a 
reduction in the equivalent N-Well resistance. Increasing the 
length Dl affects the way that the N-Well to P-Well blocking 
junction is conducting during the on-state. 
As the distance Dl increases, the well-known model of 
the SCRs formed by two BJTs is no longer valid. Therefore, 
voltages higher than that obtained by just two forward-
biased junctions can be tuned along the device. This tunable 
holding voltage is sustained in the blocking junction and to 
some extent by the distributed BJT and passive network in 
the bulk of the device. 
When the holding voltage is increased, the effective 
conduction path is shrunk to a more superficial region, the 
maximum current that the cell can support is lower, but the 
maximum effective power before a hard failure occurs in the 
device is almost independent of changes in the lateral 
dimensions. The reduction of the hard-failure maximum 
current when the holding voltage is increased is an unavoid-
able trade-off, but even at relatively high holding voltages, 
the design with STTs provides a much more efficient and 
robust protection scheme for standard digital circuits. The 
STTs are also the first reliable devices designed for the 
protection of ICs with I/O voltages much higher than the 
core circuit power supply and at levels where devices with 
gate cannot be used. 
The tendency previously discussed is observed in various 
STTs. For devices with floating N-Tub though, a lesser 
adjustment at high holding voltages level is possible due to 
the open-base BJTs existent in the anode of the STTs. 
The reverse characteristics of the STTs are not dependent 
on the internal lateral dimensions, but on the guard-ring 
structure and the N-Well doping concentration. FIG. 9B 
compares the TLP measurements of the reverse I-V charac-
teristics for the two cases previously discussed. The direct 
effects of the internal dimensions of the STTs over the 
device characteristics are summarized in TABLE 3. 
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device interconnections are accomplished in such a way that 
the contacts and vias (180 FIG. 14) are aligned and the 
current is very well distributed along the multifinger struc-
ture. Custom triggered circuits can be alternatively used in 
different regions of the protection cell, e.g. 160 in FIG. 14, 
see 230, 330 and 34S in FIG. 4A and 460, 480 in FIG. 4B. 
For an effective level of protection over 16.5 kV IEC, 
FIG. 14 shows the layout top-view of a bidirectional mul-
tifinger STT cell with N-Tub 170 floating and the necessary 
10 number of fingers 200. The reverse conduction voltage of 
the STT devices is tuned by adjusting the distance between 
the n and p-sides of the ring structures 140 or by adjusting 
the doping concentrations. A similar layout scheme can be 
designed for any component of the different custom protec-
15 tion systems, including mixed-signal I/O protection and 
supply clamps. The ESD protection characteristic of the 
multifinger STT cell are scaled-up with the number of 
fingers and the protection cell is easily adjusted for integra-
tion inside the layout area of any IC. This step in the ultimate 
20 integration on-chip of the ESD protection device has been in 
general one of the most difficult steps in the design with 
devices that involve snapback characteristics. 
While the invention has been illustrated with respect to 
one or more implementations, alterations and/or modifica-
25 tions can be made to the illustrated examples without 
departing from the spirit and scope of the appended claims. 
In addition, while a particular feature of the invention may 
have been disclosed with respect to only one of several 
implementations, such feature may be combined with one or 
30 more other features of the other implementations as may be 
desired and advantageous for any given or particular func-
tion. Furthermore, to the extent that the terms "including", 
"includes", "having", "has", "with", or variants thereof are 
used in either the detailed description and the claims, such 
35 terms are intended to be inclusive in a manner similar to the 
term "comprising." 
Other embodiments of the invention will be apparent to 
those skilled in the art from consideration of the specifica-
tion and practice of the invention disclosed herein. It is 
40 intended that the specification and examples be considered 
as exemplary only, with a true scope and spirit of the 
invention being indicated by the following claims. 
Very high levels of ESD protection are required for IC 
applications that involve direct interconnections with other 
equipment through cables, such as, for example, IC ports for 
interconnection between electronic-equipment, devices for 
network communication, LAN equipment, etc. For these 45 
kinds of applications, the ICs are required to comply with 
the highest level of the ESD IEC standard, e.g. about 60 
Amp ESD for 16.5 kV IEC. This requirement along with the 
standard operating voltage of the interface, e.g. digital levels 
for communication transceivers, introduces important com- 50 
plications in the integration and development of these kinds 
What is claimed is: 
1. An electrostatic discharge (ESD) device comprising: 
a substrate doped to a first conductivity type; 
a first well doped to the first conductivity type disposed in 
the substrate, the first well comprising, 
a first region doped to the first conductivity type, 
a second region doped to a second conductivity type, 
and 
a first isolation region disposed between the first region 
and the second region; of ICs in advanced CMOS technologies. 
For these kinds of stringent ESD requirements, different 
combinations of STT devices separated by a common p-side 
of the guard ring 130, not only can meet various bidirec- 55 
tional operating voltage requirements, but also can provide 
the required ESD protection of the IC. However, the direct 
scaling of the device width is not practical and in some cases 
not feasible in the layout area, neither provides direct scaling 
of the ESD protection capability and the necessary reduction 60 
of the device on-state resistance. 
FIG. 14 shows a multifinger cell with interdigitated 
stripes optimized to a given width 120 and minimum sepa-
ration 110 for uniform and low metal interconnection resis-
tance and even number of stripes lSO designed instead. In 65 
this layout scheme, the STT devices are kept at relatively 
small widths (100 FIG. 14), e.g. W=200 µm, and all the 
a second well doped to a second conductivity type dis-
posed in the substrate adjacent to the first well, the 
second well comprising, 
a third region doped to the first conductivity type, 
a fourth region doped to the second conductivity type, 
and 
a second isolation region disposed between the third 
region and the fourth region; and 
a first trigger contact comprising a highly doped region 
disposed at a junction between the first well and the 
second well. 
2. The electrostatic discharge (ESD) device according to 
claim 1, wherein the junction comprises a lightly doped gap 
that separates the first well from the second well by a 
distance t. 
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3. The electrostatic discharge (ESD) device according to 
claim 1, wherein the first isolation region and the second 
isolation region comprise an implanted region or local 
oxidation of silicon. 
4. The electrostatic discharge (ESD) device according to 5 
claim 1, wherein the first well and the second well are 
disposed in an epitaxial layer formed on the substrate and 
doped to the second conductivity type. 
20 
a cathode isolation region of length Ll disposed between 
the second region and the first trigger contact. 
15. The electrostatic discharge (ESD) device according to 
claim 14, wherein the length Ll is from about 500 nm to 
about 6.5 µm. 
16. The electrostatic discharge (ESD) device according to 
claim 15, wherein varying the length Ll varies the trigger 
voltage and on-state holding voltage. 
5. The electrostatic discharge (ESD) device according to 
claim 1 further comprising: 
17. The electrostatic discharge (ESD) device according to 
10 claim 1, further comprising: 
a guard ring isolation surrounding the first well and the 
second well. 
6. The electrostatic discharge (ESD) device according to 
claim 1, wherein the first trigger contact comprising the 
highly doped region is doped to the first conductivity type. 15 
7. The electrostatic discharge (ESD) device according to 
claim 1, wherein the first trigger contact comprising the 
highly doped region is doped to the second conductivity 
type. 
8. The electrostatic discharge (ESD) device according to 20 
claim 1, wherein the ESD device is used as a supply clamp 
or as an input/output protection device in an integrated 
circuit configured to operate in a range of voltages from 
about 2.5 V to about 18 V. 
9. The electrostatic discharge (ESD) device according to 25 
claim 1 further comprising: 
a second trigger contact disposed in one of the first well 
or the second well, wherein the second trigger contact 
comprises a fifth region doped to one of the first 
conductivity type or the second conductivity type. 30 
an anode comprising the third region and the fourth 
region; and 
an anode isolation region of length L2 disposed between 
the third region and the first trigger contact. 
18. The electrostatic discharge (ESD) device according to 
claim 17, wherein the length Ll is from about 500 nm to 
about 6.5 µm. 
19. The electrostatic discharge (ESD) device according to 
claim 18, wherein varying the length L2 varies the trigger 
voltage and on-state holding voltage. 
20. The electrostatic discharge (ESD) device according to 
claim 10 further comprising: 
a third isolation region disposed between the fifth region 
and the first trigger contact, and wherein varying the 
length of the third isolation region varies the trigger 
voltage and on-state holding voltage. 
21. The electrostatic discharge (ESD) device according to 
claim 10 further comprising: 
another isolation region disposed between the third region 
and the first trigger contact, and wherein varying the 
length of the another isolation region varies the trigger 
voltage and on-state holding voltage. 
10. The electrostatic discharge (ESD) device according to 
claim 9, wherein the second trigger contact has a length from 
about 500 nm to about 6.5 µm. 
11. The electrostatic discharge (ESD) device according to 
claim 10, wherein adjusting the length of the second trigger 
contact region adjusts an on-state holding voltage of the 
ESD device. 
22. The electrostatic discharge (ESD) device according to 
35 claim 1, wherein the ESD device is configured as a supply 
clamp and as an input/output ESD protection of a digital 
12. The electrostatic discharge (ESD) device according to 
claim 2, wherein the distance t is about 800 nm or less. 
13. The electrostatic discharge (ESD) device according to 
claim 1, wherein the first and second isolation regions have 
a length from about 500 nm to about 1.5 µm. 
14. The electrostatic discharge (ESD) device according to 
claim 1, further comprising: 
circuit. 
23. The electrostatic discharge (ESD) device according to 
claim 1, wherein the ESD device is configured as a corre-
40 sponding supply clamp and as an input/output ESD protec-
tion of a mixed-signal circuit having a mixed voltage 
interface and an input/output operating voltage within core 
circuit power supply range or an input/output operating 
voltage outside the bias voltage range. 
a cathode comprising the first region and the second 45 
region; and 
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